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Abstract 
Parallel programs often exhibit strong preferences for different system structures, and 
machines with the ideal structures may all be available within a single heterogeneous network. 
There is also the complication that, although a particular application might execute fastest when 
d n g  b:y itself on one system, the best turnaround time might result from running the program 
on a diffeient system that is less heavily loaded at the time the job is submitted. 
In this paper, we suggest that application programmers should be able to write their code 
using whatever programming model, control or data panllel, they feel is most appl-opriate - 
without worrying about the heterogeneous nature of the execution environment. The system 
software should automatically determine where that code will execute most efficiently and cause 
tile code to be executed there. In addition to presenting the basic concepts for building: such sys- 
tem s o f t w i ~ ,  this paper describes a prototype system, called AHS, that allows a M I D  program- 
ming model to be used with heterogeneous supercomputer networks including various types of 
UMX systems (including UMX-based M I D  machines like the Sun 41600 or the KSR- 1) and even 
massively-,parallel SIMD machines (e.g., the MasPar MP-1). 
Keywords;: Heterogeneous Supercomputing, MIMD, SIMD, Compilers, Performance I'rediction, 
Scheduling. 
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1. Introductbn 
In an:y discussion of programming parallel machines, it is very important to distinguish 
between the progrMvning model and the execution model. The programming model is simply 
the model of padlelism seen by the programmer and expressed in the high-level language code. 
In contrast, the execution model embodies machine-specific details, and is generally expressed 
either in native assembly language or in a high-level language augmented by calls to parallelism- 
related fim%ions. Our claim is simply that as execution models get more complex in the name of 
efficiency, :programming models must remain relatively stable; without this stability, parallel pro- 
gramming iis the purview of researchers. 
Perhaps the most severe complication of parallel execution models has been caused by the 
combination of advances in networking and proliferation of inexpensive, high-performance, com- 
puters: the execution model is no longer one complex target machine, but a heterogeneous net- 
work of ccmplex target machines [BeSg'l]. For application programmers, reflecting this com- 
plexity back into the programming model quickly makes programming intractable; selection of 
the execution model must be automated. 
We are not the first, nor will we be the last, to propose that a single programming model 
should be used for a wide range of target machines. For example, there has always been a strong 
contingent wanting to simply write programs in Fortran and to have them automatically parallel- 
ized by the compiler. Various parallelism-related extensions to Fortran also have been proposed, 
ranging fmm the MIMD-oriented directives of The Force [JoB89] to the SIMD-oriented data Iay- 
out constnr~cts of Fortran-D [HiK92]. However, our focus here is not on what that programming 
model should be; rather, we are concerned with the mechanics of automating mapping any pro- 
gramming .model into the best execution model available at the time the program is run. 
This paper discusses both the general concerns and how a prototype automatic heterogene- 
ous supercomputing system, AHS, operates. Section 2 describes how parallel languages can be 
designed to facilitate program development, portability, and automatic selection of the best exe- 
cution mcxiel. Several of the most important execution models, and the software environments 
needed to $;upport them, are described in section 3. Given these languages and execution models, 
section 4 diescribes how programs can be automatically distributed, compiled, and run using the 
execution   nod el and machine choices that result in the fastest expected execution time. Finally, 
section 5 s~ummarizes the contributions of this work and suggests directions for future research. 
2. The MIMDC Language 
Although any language could be used to write programs for an automatic heterogeneous 
supercomputing system, certain language properties can improve the performance of the system 
and can widen the range of execution models supported. 
The key aspect of language design that can help performance is that the language be able to 
be accurately analyzed by the compiler. This is because the most efficient code structure is 
highly dependent on the target machine (i.e., execution model), and a compiler can only 
transform code to match that structure if analysis can determine that the transformation will not 
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change the meaning of the program. For example, Linda's tuple space [AhC91] allows messages 
to be routed based on runtime pattern matches that are totally obscured from the compiler's 
analysis; ~hus, communications using Linda's tuple space must be simulated rather than translated 
directly into the communication primitives provided by most execution models. 
The language semantics also can severely restrict which execution models are feasible; for 
example, some machines have special hardware to perform "Fetch-and-Add" [Sto84], however, 
making this instruction part of the language would cause programs using the construct to execute 
very slowly on any execution model that did not directly support this operation (since: many tar- 
get machine would have to execute this parallel operation using serial code). Perhaps the best 
overview of what kinds of semantics allow the widest range of execution models is given in 
[Phi89]. 
Although [Phi891 suggests that a single language would suffice for both control and data 
parallelisn~, it is not necessary that such a language be used. In this paper, we focus or1 MIMDC, 
a simple <:-based language embodying a control-parallel programming model. However, there is 
no reason a data-parallel language could not be similarly supported [QuHgl]; we arc: currently 
extending AHS to support SIMDC, a data-parallel dialect of C. 
2.1. Syntax 
Most of the compilers for MIMDC have been constructed using PCCTS, the Purdue 
Compiler-Construction T o 1  Set [PaD92]. The PCCI'S grammar specifying the syntax of 
MMDC is given in figure 1. The notation used by PCCI'S is an Extended Backus-Naur Form 
(EBNF) in which quoted items and names in uppercase are terminal symbols and lowercase 
names are nonteminals. Meta-symbols are used to simplify the grammar: 
{a 1 An optional a 
(a) * Zero or more occurrences of a 
( a )  + One or more occurrences of a 
alb Either a orb 
" @  The end of file marker 
23. Data Declarations 
MIMIDC allows both integer and floating point data, and allows data items to be declared 
either as lccal to each process or as shared across all processes. 
Declaring a variable to have the attribute pol y indicates that each processor has its own 
local valuc: for that variable. Thus, modifying a poly variable's value in one proa:ss has no 
effect on the value of the variable in any other process. Function arguments and return values are 
always pol y; the default storage class for all variables is pol y. 
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prog : ( t y p e  IDENT ( "\ [ " INT-NUM "\ I " I ) 
( ( 11,11 IDENT ( "\[" INT NUM "\I1' 1 ) ) *  ";" 1 def ) - 
) *  Iten ; 
t y p e  : { POLY ( MONO ) ( INT I FLOAT ) ; 
def : "\ ('I { t y p e  IDENT ( 'I, t y p e  IDENT ) * 1 "\) I' s t a t  ; 
stat  : "\{" ( t y p e  IDENT ( "\[" INT-NUM "\I" I ) In;" ) * 
( s t a t  I *  "\)" 
1 l v a l  ASSIGN expr ";" 
I I F  expr s t a t  ( ELSE s t a t  ( ) 
1 WHILE expr s t a t  
I RETURN expr ";" 
I WAIT ";" 
I HALT ";" 
( 11 ; 11 
I 
l v a l  : IDENT { "\[" expr "\Iw } { "\ [\1\1" expr " \ I "  ) ; 
expr : e 6  ( OR e 6  ) *  ; 
e 6  : e 7  ( AND e 7  ) *  ; 
e 7  : e8 ( EQ e8 ( N E  e8 ) *  ; 
e 8  : e l 0  ( GT e l 0  I ">" e l 0  I ">-" e l 0  I GE e l 0  ) *  ; 
e l 0  : e l l  ( SHR e l l  I SHL e l l  ) *  ; 
e l l  : e l 2  ( PLUS e l 2  I NEG e l 2  ) *  ; 
e l 2  : el3 ( MULT e l3  1 DIV e l3  I MOD e l 3  ) * ; 
el3 : INT-NUM 
( FNUM 
I IDENT ( "\(" { expr ( "," expr ) *  1 " \ I "  
I { [I1 expr "\I " 1 { " \  [ \ 1 \ 1 "  expr "\I " 1 ) 
1 NEG e l3  
I NOT e l3  
I "\(Ir expr " \ I "  
Figure 1: PCCTS Grammar For MIMDC. 
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When a variable is declared to have the mono attribute, it means that all processes see the 
same vali~e for that variable. When one processor modifies a mono variable, all other pmessors 
that access that variable afterwards get the new value. If multiple processes store into a mono 
variable s;irnultaneously, the race is resolved by picking a winner and storing that valur:. Variables 
defined with the mono attribute are never allocated on the stack; they have the same apparent 
address irr all processes. 
23. Co~r~munication And Synchronization 
There are two basic ways that MIMDC processes can communicate with each other: 
1. By storing into, and reading from, mono variables. 
2. By storing into, or reading from, poly variables that reside in another process - by 
"parallel subscripting. " 
Thus, MIMDC allows two different models of shared memory to be used. Using mono vari- 
ables is very efficient for information where a few values will be accessed by many processes; 
shared memory accesses in which processes simultaneously access many different values are 
more efficiently implemented by parallel subscripting of pol y variables. 
The p a d e l  subscript operation allows one process to read or write a global poly variable 
owned by another process. The variable must be a global variable because local poly variables 
can be stack allocated, hence, there is no way for another process to locate such a variable within 
another process (e.g., that process might not even have allocated the variable). An exan~ple of the 
parallel subscript operation is in figure 2. The t h i s  variable holds the AHS process number. 
Thus, in figure 2, process 0 stores the value of 5 in process 1 's local copy of a. 
poly i n t  a; 
i n t  main ( ) 
{ 
i f  ( t h i s  == 0) a[IIll = 5; 
1 
Figure 2: Example Of Parallel Subscripting. 
Then: are also two basic ways that synchronization can be accomplished: 
1. Shared variable accesses can be used to implement semaphores, locks, or any other 
type of synchronization primitive. 
2. AU processes can be synchronized using a barrier mechanism invoked by the wait 
statement. 
Effort has Ixen made to make the barrier synchronization relatively efficient. All processes must 
reach a wait statement before any is allowed to continue executing past the wait. Note that 
all procew:s need not be waiting at the same wait statement. 
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2.4. The Compilers 
kf-of-concept compilers have been written to translate MIMDC into a variety of target 
languages.. As mentioned earlier, most of these compilers were written using a set of locally- 
developed software toots called PCCTS [PaD92]. From a single specification, PCCTS automati- 
cally constructs the lexical analyzer, parser, and even code to create and manipulate abstract syn- 
tax trees (,4STs). 
2.4.1. Code Generation 
The code generation for expressions is not handled by embedded code generation actions, 
but by traversals of the automatically-genera child/sibling ASTs. This allows the code genera- 
tion to make multiple passes over each AST, transforming and optimizing it before final code 
generation. Nearly all the proof-of-concept compilers use this technique to perform at least con- 
stant folding and algebraic simplification. Although the MIMDC compilers for a few targets 
implemenl. far more complex optimizations, these are not in the purview of this paper. Type 
coercion i!; also applied on the ASTs; not only to conversions between integer and floating-point 
data types, but also to operations mixing mono and poly values (e.g., all operations except 
assignment to a mono require poly values). 
For the execution models discussed in this paper, the final code is always some variation on 
stack code generated by walking the optimized ASTs. However, different kinds of stack code are 
generated for the different execution models. 
2.4.2. Stack Code For The MasPar MP-1 
The 'MasPar MP-1 [Bla90] is a SIMD supercomputer. For it's execution model, described 
in section 3.1.4, the stack code is actually the MIMD assembly language that can be assembled 
and executed directly by our MIMD interpreter. This stack code is designed specifically to be 
efficient for the MIMD interpreter. For example, the concept of a ''frame pointer" was omitted 
to make the interpreter execute more efficiently ... even though this makes it much harder for the 
compiler tc) track stack offsets for local variables. 
Because the MasPar's interpreted MIMD instruction set was designed specifically to treat 
the MasPar as a shared-memory MIMD with barrier synchronization, the stack code generated 
never neecls to call a runtime support routine. Literally every operation in MIMDC is directly 
implemented by no more than a few MIMD assembly language instructions. For example, the 
code for: 
poly p; mono m; . . . p [llml = 5; 
Looks like: 
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Push address - of-m ;address of m i n  mono memory 
LdS ;get poly copy of m's mono value 
Push address-ofg ;address of p  re la t ive  t o  local  base 
Push 5 ;value t o  store in to  p  on PE m 
StD ;s tore  5 in to  p[Jlml & clean stack 
2.43. Sback Code For The Other Targets 
Although all the other target execution models also use stack instruction sets, the instruction 
sets are quite different from that of the MasPar. For example, all these models implement frame 
pointers. Further, the stack instructions are actually implemented by C macros. An integer add 
for the mlIx file-based execution environment (described in section 3.2.2) is defined as: 
#define ADD { NOS - (NOS + TOS) ; POP; } 
Some of the more complex functions, shared memory accesses and barrier synchronizations, are 
actually implemented by library support functions. For example, the MasPar's MIMI> assembly 
language LdS instruction roughly corresponds to the following C macro for the file-based execu- 
tion model: 
#define LDS { TOS = m-lds (TOS) : 1 
but this tnacro uses m - Ids 0 ,  a non-trivial library support routine. The interfaces to all the 
library support routines are hidden in this way. 
The key concern in design of these "instruction sets" is not efficiency, but portability. The 
ol~tput of the compilers is designed to be easily compiled by whatever C compiler supports the 
target machine. We simply try to make the C code as obvious as possible - in the hope that the 
native C tampiler will perform appropriate local optimizations. 
3. Execution Models 
In tlhe previous section, we discussed how the MIMDC language and its compilers work. 
Here we discuss how the code generated by the compilers actually implements the language 
features in the various execution models. Since the primary goal of AHS is to be able 1~ automat- 
ically run parallel programs in the most expedient place- be it within a single machine or across 
multiple rletworked machines - it is vital that the system be completely supported on all targets. 
3.1. MIhlD On A MasPar MP-1 
Since the MasPar MP-1 is a massively-parallel SIMD machine [BlagO], one might assume 
that it would be disallowed as a MIMDC target. However, even if a SIMD machine achieves 
only a small fraction of its native performance while simulating MIMD execution, it may still be 
the fastest place to execute a MMDC program. Since 1991, techniques have been developed that 
allow SUMD machines to obtain reasonable efficiency while simulating MIMD execution 
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[DiC92]. In this section we briefly discuss the MIMDC execution model for the MasPar MP-1. 
3.1.1. Simulation Of MIMD On SIMD 
It is a relatively simple matter to construct an interpreter that will implement a MIMD exe- 
cution model on a SIMD machine. Machine registers such as the "instruction register," "pro- 
gram counter," etc. can be stored in data parallel structures so that each PE (processing element) 
in the SIMD machine can emulate a MIMD PE by: 
Basic MIMD Interpreter Algorithm 
1. Each PE fetches an "instruction" into its "instruction register" (IR) and updates its 
' 'program counter' ' (PC). 
2. Each PE decodes the "instruction" from its IR. 
3. Repeat steps 3.1-3.3 for each "instruction" type: 
3.1 Disable all PEs where the IR holds an "instruction" of a different type. 
3.2 Simulate execution of the "instruction" on the enabled PEs. 
3.3 Enable all PEs. 
4. Gotostepl. 
Several resmchers [LiMW] [Nil901 [WiH91] have discussed MIMD interpreters based on this 
structure. However, it is possible to use a more aggressive approach to achieve higher perfor- 
mance. hi the following section we examine why performance of a naive system is poor. Section 
3.1.3 disclusses how we achieve good performance; in fact, on the MasPar MP-1, MIMD perfor- 
mance is typically between 1/40' and 115' of peak SIMD performance [DiC92]. 
3.1.2. Limits On Perlormance 
Two major problems involve characteristics of the SIMD hardware: 
PE indirect addressing. In steps 1 and 3.2 of the MIMD interpretation algorithm, 
each PE may have to access a different location in its local memory. Some SIMD 
machines do not support this [ThiW], in which case the accesses must be made 
sequentially. 
PE masking overhead. Step 3 requires the PEs to enablefdisable themselves depend- 
ing on the values in their "instruction registers." Some SIMD machines either have 
no enable hardware [ThiW] or only allow the control unit to supply enable masks 
[SiNW], in which case expensive arithmetic/bitwise operations must be used to nul- 
lify the effect of operations on PEs that should have been disabled. 
Fortunately, the MasPar MP-1 has hardware support for both indirect addressing and mask- 
ing; a relatively efficient MIMD emulation should be possible. Two key problems remain, both 
involving how the simulator is constructed: 
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Interpreter overhead. Step 2, and the entire interpreter cycle, require code to imple- 
ment what would be built-into the hardware for the native instruction set. In particu- 
lar, decoding simulated instructions can take much longer than executing them. 
SIMD serialization. In step 3, SIMD hardware can only simulate execution of one 
instruction type at a time. This serializes the execution of different instruction types, 
forcing most SIMD PEs to be idle while waiting for their instruction to be interpreted. 
Fortunately. these last two problems are largely solved by the approach discussed in [DiC92]. 
The next section describes how we minimized these last two performance bottlenecks. 
3.13. Simulator optimization 
The. UIMD execution model for the MasPar has been very aggressively optimized. How- 
ever, most of the optimizations were implemented by specialized software tools, and could be 
applied to make simulators to run on other SIMD machines. Here, we focus on what :is done and 
how it improves performance. 
3.13.1. l?E Register Use 
Each PE on the MasPar MP-1 has local memory, but each group of 16 PEs shares a single 
8-bit mennory interface. To help avoid slow memory references, each PE also has 48 312-bit regis- 
ters directly accessible. We use these registers to reduce interpreter overhead in two ways. 
Stale variables for the simulated MIMD PEs are generally kept in PE registers. 'h is  speeds 
access to the program counters, instruction decode registers, stack pointers, etc. 
The second use of registers is a bit less obvious. We would like the simulated MIMD 
instruction set to be able to use registers for user data, but the MasPar MP-1 architechlre restricts 
accesses to be for the same register in all enabled PEs. This makes it impossible to1 efficiently 
implemerlt a MIMD register file using PE registers. 
For maximum speed, the simulated MIMD must be limited to a single register for user data. 
This regi:,mr will be the source or destination operand for almost all instructions. Rather than use 
a single accumulator model, we treat this register as a top-of-stack cache. This use averts at least 
one opentnd fetch (and one store to memory) on all unary and binary operations. 
3.1.3.2. Common Subexpression Induction 
Since MIMD instructions are interpreted by a SIMD program, each MIMD instn~ction actu- 
ally com:sponds to a series of SIMD instructions. Although two different MIMD i,nstructions 
cannot b: interpreted simultaneously, any SIMD instructions that are common to both MIMD 
instructions can be shared by both. If this is done carefully, most of the execution time for most 
instructions can be spent in shared SIMD code sequences, thus reducing the SIMD serialization 
discussed above. 
This recognition of common SIMD code sequences can be done by hand for very simple 
MIMD instruction sets. However, a usably large instruction set makes hand factoring ~~nfeasible. 
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Our simulator uses a new compiler optimization, called "Common Subexpression Induc- 
tion" (CSI) [Die92], to automatically induce common SIMD subsequences. The CSI algorithm 
is too coniplex to detail in this paper. Briefly, operations from various threads are classified 
based on how they could be merged into single instructions executed by multiple threads, fol- 
lowed by ;I heavily pruned search to find the minimum execution time code schedule using these 
merges. 
The CSI algorithm allowed automated identification of useful subsequences that factored 
out common instructions from original, unoptimized, emulator instruction sequences. However. 
the CSI tool produces unstructured masking and conml flow which MPL (Maspar's data-parallel 
C dialect I:Mas91.]) does not allow, so the most useful CSI output subsequences had to be hand 
coded for the MIMD interpreter written in MPL. 
These sequences included the basic instruction fetch and program Counter increment, fetch- 
ing the vidue for the next-on-stack (NOS), fetching the value for an 8-bit immediate, and 
looking-up a 32-bit value in the constant pool. Without this factoring, the interpreter would be 
several times slower. 
3.1.33. Subinterpreters 
Another way to reduce the SIMD serialization, and also to reduce the interpreter instruction 
decode overhead, is to make it appear that there are fewer instructions in the instruction set. This 
can be dolie by allowing only a portion of the instruction sdt to be decoded and executed in any 
given interpreter cycle. Thus, a set of subinterpreters is created, each of which understands only 
part of the MIMD instruction set, and the interpreter decides, for each interpreter cycle, which 
subinterpreter to invoke. 
A C program automatically generates optimized subinterpreters. In the MasPar MP-I , the 
control unit can quickly "or" values from all the PEs. By carefully encoding the MIMD instruc- 
tion set, we can "or" together the MIMD opcodes from all PEs to determine which MIMD 
instructiocls PEs want to execute in this interpreter cycle. This result is then used by the control 
unit to selrxt the cheapest of the 32 subinterpreters that understands all those instructions. . 
The MasPar MIMD interpreter also uses a technique called "frequency biasing" to 
artificially reduce the number of different types of instructions executing in a given interpreter 
cycle. Fnquency biasing simply ignores some instructions for n out of every m interpreter 
cycles. Tllis has two effects. First, it reduces the maximum average cycle time of the interpreter 
by allowirlg quick instructions to be executed in every interpreter cycle, while only slightly delay- 
ing expensive instructions. Second, it groups together (temporally aligns) expensive instructions 
that are oilly an interpreter cycle or two misaligned. Alignment improves performance because 
SIMD execution time is not proportional to the number of PEs active for the operation; e.g., two 
PEs execrrting a multiply takes much less time ban two multiply operations executed sequen- 
tially. 
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3.1.4. Details Of The Execution Model 
The MIMDC language embodies a number of decisions about how the target MIMD 
machine should function. In this section, we briefly outline how each of these functions is 
mapped illto the interpreted MIMD insuuction set. 
The MIMDC environment for the MasPar MP-1 is organized as follows. First,  the code is 
compiled to generate a special MIMD assembly language code. This code is then assembled by 
an assemt~ler called mimda, producing an Intel-format absolute object file. Finally, an execut- 
able shell script is produced that will invoke the MasPar's mimd interpreter (mimd) .and feed it 
the object file. Thus, if the user does not look too closely, the system appears to be a native com- 
piler for hIIIMDC. 
The MIMD assembly language is fairly straightforward, with operations modeled after 
those of MIMDC. Local references to p o l y  variables a n  encoded as Ld and S t  in~structions. 
Notice thiit no distinction is made between i n t  and f l o a t  variables, since both are 32-bit 
words. 
Although the MasPar MP-1 does not have a shared memory, additional instructions imple- 
menting s'hared memory accesses a n  used to support parallel subscripting and operations on 
mono variables. The LdD and StD instructions are used to access p o l y  values wiith parallel 
subscripts. The MasPar's message-oriented, SIMD controlled, global router is used to implement 
transfers; lunder AHS, each message always holds one 32-bit word of data. 
Surplrisingly, mono variables a n  not stored in the MasPar's control unit. They are actually 
treated as p o l y  variables that a n  accessed by mono instructions. Thus, a LdS is actually 
identical t l ~  Ld. S t S  picks a winner for each mono being stored into and then broadcasts that 
value to every PE's copy of that mono. 
Shared variables can be used for synchronization, but MIMDC supports a bamer synchroni- 
zation mechanism that can be implemented much more efficiently as a single interpreted instruc- 
tion. The W a i t  instruction disables a PE until all active PEs a n  similarly disabled. When there 
are no active PEs, the interpreter simply re-enables all PEs that were waiting at barriers. 
33. MIM[D And Timeshared Machines 
Perhaps the most generic target machine is a system running multiple processes within a 
single UNIK platform. This UNIX system may have one or more processors; for example, the same 
execution model is used for both a single-processor UNIX-based workstation (e.g., Sun 3/50, IBM 
RS6000/530, Sun 41490, and DEC 5000/200) and a multiprocessor system (e.g., Dual (3ould NP- 
1,4 CPU Ardent Titan P3). 
In order to make the code generated by the compiler run on nearly any UNIX platform, the 
compiler is designed to generate a simple stack code that is implemented using C mac:ros. Only 
the most fundamental methods of process control and interprocess communication can be used, 
because v;uious different versions of UNIX implement different "fancy" process comnnunication 
and management. To further enhance portability, there are two implementations of this execution 
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model: one based on vMx pipes and another based on accessing a shared file. It is possible to 
create marry more efficient execution models for specific UNIX boxes by using threads, shared 
memory primitives, etc.; the two implementations p~sented here are merely the most portable. 
3.2.1. Pipe-Based Execution Model 
Whe:n asked to create n processes, this implementation actually creates n+l processes: n PE 
processes and one control process. The control process is responsible for managing shared 
memory atxess, synchronization, and housekeeping functions; only the PE processes execute user 
code. 
When execution begins, the control process creates the PE processes and w pipes to 
communicate with them. All PEs send information to the manager process through a single 
shared pipe, but the manager has a separate pipe to respond to each PE. This is done so that the 
server does m t  need to use polling or interrupts, which are both less efficient and less portable. 
Unfortunately, it does require that the control process be able to have n+l pipes open simultane- 
ously. 
Each communication through a pipe is a "packet" sent using a single write call (to 
ensure atc~micity). Shared memory (mono) variables can be operated on by a PE sending a 
packet reqpesting either that a value be loaded from shared memory (i.e., sent to the requesting 
PE) or that a supplied value be stored into shared memory. Because pipes are treated as memory 
buffers in urn, the communication overhead is generally dominated by the U M x  task switch 
time, and cmmmunication can be quite fast. 
Acass to local p o l y  values is accomplished using ordinary memory references within the 
PE processes. Unfortunately, the use of parallel subscripting to access the p o l y  values of other 
PEs is vely inefficient because the requests are filtered through the control process and are not 
processed until the PE that owns the value communicates with the control process for some other 
request. Thus, programs making use of parallel subscripting probably should not be run using 
this execution model. 
A PI2 can also indicate that it is waiting for a bamer synchronization by sending the control 
process a packet containing the appropriate message. After sending the wait packet, the PE sim- 
ply attempts to read from its input pipe; because UMX read blocks if no input is available, 
this effici~zntly puts the PE process to sleep until the control process has sent a dummy packet 
back to cause the read to complete. One might have expected the control process to use a UNlX 
signal 'to inform the PE processes that a bamer has been reached, however, in some UNlX sys- 
tems, signals can be lost under certain circumstances. 
For the same reason, the PEs are also responsible for sending a message that indicates when 
they have completed execution. This "death" message is used by the control process to deter- 
mine when a l l  processes have reached nonnal termination. Hence, under nonnal operation, PE 
processes a~ only killed by the control process. 
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33.2. File-Based Execution Model 
Tho: file-based implementation is quite different from the pipe-based version, and is neariy 
always more efficient - if it works. In the pipe-based model, all PEs write into the same pipe (to 
the control process), but each PE reads from a different pipe; in the file-based model, all PE 
processes, read and write the same file. Although this should function correctly on an:y UNIX sys- 
tem, and even across UNIX systems, we have found it to be erratic on some mu1tiproa:ssors (e.g., 
Dual Vmi 11/780 and the Sun 41600) and on computers using files mounted via NFS (the Net- 
work File System). 
m e n  execution begins, the first step is the creation of a file to hold the combirled state of 
all PEs a~ld shared (mono) memory. Once this file has been initialized, n-1 additional processes 
are created for PEs 1 through n- 1; the original process becomes PE 0. There is no conml p m s s  
mediating between the processes during execution, but only the contents of the shawd file from 
which each PE can determine the state of all other PEs. Thus, this file acts as a shared memory 
image for the entire parallel machine. 
Access to a mono variable is accomplished simply by an l s e e k  followed by a r e a d  or 
w r i t e  operation. Because UNIX attempts to buffer file blocks in memory, these accesses are 
usually a; fast as single pipe operations. S t S  operations are slightly faster than using pipes, but 
LdS opelaions are much faster: just one l s e e k  and r e a d  as opposed to two reads,  two 
wr i t e s ,  and two process context switches (between the requesting PE and the control process). 
As with the pipe-based model, local p o l  y variables are accessed directly frorn memory. 
However, each PE's p o l y  variables also have "shadow copies" in the shared file, and these can 
be accessed by other PEs using parallel subscripting. These shadow copies are not continually 
updated, hence, parallel subscripting is again somewhat inefficient. 
Banier synchronization is also accomplished using the shared file. A section of the file is 
used to maintain a counter, for each PE, of how many bamers have been reached sina: execution 
began. Pihen a PE has reached a barrier, it updates its counter and then reads the block of 
counters for all PEs. If every PE's banier counter is greater than or equal to this PE's barrier 
count, then the PE resumes execution1. This barrier implementation is also quite efficient. 
When a PE completes execution, it essentially flags itself at "the final bamer."' and then 
terminate!;. Only PE 0 waits for this final barrier, after which it deletes the shared file and ter- 
minates nconnally. 
33. Distributed Computing On A Network 
Because networked UNIX workstations are so plentiful, there has been a great deal of 
interest in. using their idle cycles as an economical alternative to parallel supercomputers. The 
execution model discussed in this section can distribute the PE processes of a prog~am over a 
A PE's barria counter can be greater bezause that PE may have recognized that all PEs had reached the 
barrier, and executed up until the next bamer, before this PE was able to determine that all PEs had reached 
the barrier. However. the barrier counters can never differ by more than one. 
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group of networked UNIX machines. Each of these UNIX machines may be a uniprocessor or a 
multiprocessor system. Further, each machine may execute any number of PE processes. For 
example, ;a 10 PE process program might be run with 7 PE processes within a 4 CPU multipro- 
cessor machine, 2 more on a uniprocessor workstation, and the final PE process on a heavily 
loaded beshared  UNIx mainframe. 
Unlike the other execution models discussed, AHS's distributed execution model is not 
responsible for allocating n PE processes. Rather, the allocation is managed by the techniques 
described in section 4.2. The execution model is responsible for creating PE programs that can 
act together even if some PE processes share the same node and others are on different nodes. 
One of thc most efficient UNIX mechanisms for such interaction is UDP packets sent via a BSD 
Socket (henceforth referred to as the "UDP Socket" model). Unfortunately, this mechanism is 
not available on some versions of UNIX. 
Whereas PVM [GrS92] creates persistent "daemon processes," and then uses them to 
mediate between PE processes, AHS uses no daemons. PE processes are created by r sh ,  and 
communic:ate directly using a UDP Socket. Because there are no daemons, the PE code must 
manage a;ynchmnous communication through the UDP Socket, and this requires fairly complex 
signal-driven event handling code in the PE program. However, the MlMDC compiler generates 
this code for the user. This code can address PE data structures, hence, communication is much 
more direct and considerably faster than sending a daemon data for the daemon to send, as one 
might in F'VM. 
Suprficially, the UDP Socket is treated much like the pipes in the execution model 
described in section 3.2.1, but there are many differences. There is no control process and only 
one open rile descriptor (one UDP Socket) is needed no matter how many processes are commun- 
icating. Further, because the UDP Socket is handled by signals, parallel subscripting of poly 
variables iis reasonably efficient. Thus, each mono variable is assigned to a particular PE and is 
accessed using the same mechanism that implements parallel subscripting. 
Messages sent through pipes arrive in order, UDP Socket communication is in the form of 
messages, but UDP does not ensure that messages will be received in the order in which they 
were sent. PVM's solution is to impose an ordering by allowing only one message to be pending; 
a second ]message is not sent until the acknowledgement for the first has been received. In con- 
trast, we take advantage of two key observations: 
1. In most cases. it does not matter if the order of messages is slightly perturbed. 
Further, the MIMDC compiler can tell exactly when message order does matter. All 
sends, are generated as unordered UDP messages. Where an order must be imposed. 
the compiler simply generates code that forces all pending messages to be received 
before any new ones can be initiated. 
2. It so happens that there really is no such thing as a UDP message acknowledgement; 
literally, the acknowledgement is just another UDP message. Some protocol is 
needed to ensure that no message is lost, but we need not actually send an ack- 
nowledgement for each message. For example, we could send a single 
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acknowledgement for receipt of several messages. In other words, the acknowledge- 
ment can cany information just like any other message. AHS's implementation of 
barrier synchronization is based on this fact. 
Barrier synchronization is implemented using a variation on the usual n2 algorithm. The 
algorithm is more complex, but is fairly effective in minimizing the delay in rccogriizing that a 
barrier has been reached by all PEs. When a PE reaches a barrier, it sends UDP messages con- 
taining bit masks that summarize which PEs it knows have arrived at the barrier. Ac:knowledge- 
ments carry the same information from the receiving PE so that knowledge of the set of waiting 
PEs spreads much more quickly than in the usual n2 method. The savings comes for the fact that 
if PE a tells b that it has arrived, then b tells c that it has arrived, the single message from b 
informs I. that both a and b have anived. 
4. Target Selection And Program Execution 
Most m a r c h  in parallel processing focuses on achieving a large fraction of the target 
machine's rated peak performance; however, the primary concern in heterogeneous supercomput- 
ing rea1l:y should be achieving the fastest possible execution of the user's code. In other words, 
we want the system to minimize the expected execution time. For example, if all we have is a 
Sun Spar: workstation and a 16,384-PE MasPar MP-1, most MIMDC programs with parallelism 
width 128 should probably be run on the MasPar because it will be faster - althoughi the utiliza- 
tion of ere MasPar will be less than 1 %. However, if the MasPar has a multitude of jobs waiting 
and the Sun is idle, running this code on the Sun may result in the smallest expected execution 
time, so rthe system should select to run the program on the Sun in this case. 
There are a multitude of problems that need to be addressed in order to minimize execution 
Eke using heterogeneous supercomputing. The goal of AHS is to take all the key factors into 
account, yet be as unobtrusive as possible. In other words, we want the user to be able to be 
blissfully ignorant of how the system works; this approach may sacrifice a little performance, but 
it should make users more productive. 
nK: following section discusses how the AHS prototype records the vital information about 
each combination of execution model and machine. Section 4.2 explains how programs are 
analyzed and, using the execution model and machine information, how the target is selected. 
Finally, ~ection 4.3 discusses how the program is actually made to execute on the au~tomatically 
selected larget. 
4.1. Execution Model And Machine Database 
In the AHS prototype, there is a file that contains all vital information about eac:h combina- 
tion of execution model and machine known to the system. At the time the system is configured, 
an entry is made for each combination. Much like PVM's machine database file [GrS92], each 
entry con!tains information about how each machine can be used: 
The name of the machine. This is typically the internet address of the machine. 
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The width of the machine. This number is the maximum number of PEs that can 
execute on the machine. For a parallel computer with a fixed set of PEs and no sup- 
port for virtual PEs, the width is recorded as the number of actual PEs. For a unipro- 
cessor or multiprocessor UNIX system, we use a width of 0 to indicate that an essen- 
tially unlimited number of processes can be executed. Further, because the distributed 
execution model requires UMX support, only machine$ with a width of 0 a able to 
host PEs for distributed execution. 
The compile and run script. This information describes how to initiate a user pro- 
gram using this host and execution model. 
However, in AHS, each entry also contains detailed information that can be used to accurately 
predict relative performance of any given program. This performance-prediction information is 
composedl of two types of timing information: stable properties and load-dependent pn~perties. 
4.1.1. Stable Timing Properties 
The stable timing properties of a combination of execution model and machine are 
 presented as a list giving the execution time for each basic operation. Although the various 
targets might use different instruction sets, etc., AHS defines a basic set of operations that are 
used for predicting execution time. The approximate execution time, in seconds, is recorded for 
each of tlhese basic operations. Normally, the times a determined experimentally, and are 
entered at the time the system is configured. 
A support program (called timer) has been created to use UNIX process timing facilities 
to measure the execution time for each basic operation. UNIX timing is only accurate to 1 1 6 0 ~  
second, so accurate estimates a obtained by timing a set of long-running sections of code and 
then solving the resulting set of equations to determine the time for each operation. Accuracy is 
limited by the averaging effect of the long runs and by UNIX scheduling anomalies (e.g., being 
charged fior time spent processing another processes' interrupt). We attempt to minimize these 
imperfections by using 5-point median filtering on the computed times, but even this gives a typi- 
cal accuracy of only about +/-lo%. The good news is that even a 50% error in one of these esti- 
mates is unlikely to have a significant adverse affect on the performance of AHS. 
It is also useful to note that some operations might not be supported by a particular target. 
For example, parallel subscripting is impractical under Some combinations of execution model 
and machine. In such a case, the unsupported operations are simply not listed. If an unlisted 
operation is needed for a particular program, the system treats that operation as having an infinite 
execution time, which forces a different target to be selected. 
Tablle 1 samples the basic operation times for a variety of machines available within Purdue 
Universit!r's School of Electrical Engineering. The first four machines are UNIX-based uniproces- 
sors. The second four aFe UMX-based multiprocessors with two or four processors each. The 
next is a massively-parallel supercomputer with 16,384 processing elements. Finally, the last line 
is for a typical network of UNIX-based systems (e.g., Sun 4) connected by a single Ethernet. In 
each case,, the times quoted are single-process times for unoptimized operations. 
Page 16 
AHS: Auto Heterogeneous Supercomputing 
Table 1: Sample Operation Times For Some Targets 
Several interesting observations can be made from this table. Perhaps the most obvious is 
that, with the exception of the MasPar, communication time (LDS Time) is always much greater 
than compute time (ADD Time). It is somewhat surprising that the UDP Socket model can per- 
form communication over an Ethernet nearly as fast most UNIX machines could cornmunicate 
between processes within a single machine. This is still more surprising in that if we had used 
PVM [Gr:E92] to construct the AHS distributed model, the LDS Time would have tmn about 
1.6~10-'s (as we measured it on the same systems used for the UDP Socket timing). However, 
AHS's UKlP Socket model avoids most of PVM's system overhead, and that is actually the dom- 
inant portion of the PVM communication time; this is demonstrated by the fact that using PVM 
for an LI>S of a variable that resides on the requesting machine also yields a time of about 
1.6xlo-'s. 
4.1.2. Lorid-Dependent Timing Properties 
Whille the above numbers appmximate the best execution time for each basic opelation (i.e., 
they cornspond to UNIx "user time'' plus "system time"), they do not provide an accurate pred- 
iction of !what performance will be when a program is run. The reason is simply that other 
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programs may be running on these machines, hence, execution may be slower by a factor propor- 
tional to the number of processes currently sharing each machine. This information is recorded 
for each combination of execution model and machine as: 
The last known load average.. This number is a multiplicative factor that indicates 
how much slower the machine was last known to be executing due to other programs 
being run on the system. Because not a l l  programs are compute bound, the load aver- 
age is rarely an integer. If no load average is listed, this is interpreted as meaning that 
the machine is currently inaccessible. 
The load average increment. Whenever this system assigns a job to a machine, the 
load average for that machiie may change to reflect that another process must be 
scheduled. This value is the increment by which the load average changes for each 
additional process scheduled on the machine. Under UNIX on a uniprocessor, it is 
assumed to be 1.0; for an n-processor UNrX-based multipmssor, it is assumed to be 
l.O/n. These numbers are based on the premise that any program run under this sys- 
tem is compute bound. If the machine does not run UMX (i.e., if the width is not 0). 
the load average increment is usually 0.0- indicating that using processors that 
would otherwise be idle does not slow the other processors that are in use. 
Notice that only the load average is likely to change after the system has been configured. 
Ideally, one might like to automatically update the load average information just before 
deciding where to run each user program. However, this is usually impractical because one needs 
to obtain the load average for every machine, and there may be many machines. For example, on 
Purdue Utliversity's Engineering Computer Network, there are over 500 machines that could be 
available t i  the system. Thus, AHS allows the user to explicitly issue a command to update the 
load average database information. 
4.2. Minimizing Expected Program Execution Time 
As d.iscussed above, the machine load and execution time of each pseudocode operation is 
available for each of the potential targets. When a MMDC program is compiled, a cost formula 
for that pmggram is also computed. The cost formula is simply a weighted sum; there is a con- 
stant factor for each instruction type. The weighting is determined by a version of the compiler 
that does tlot generate code, but simply records expected execution counts for each type of opera- 
tion. Currently, the rules by which execution counts are computed for MIMDC are very simple: 
The expected execution count at the beginning of main  ( ) (or any other function) is 
assumed to be 1.0. 
In an i f  construct, the then clause frequency is assumed to be 5 1 % (and 49% for the 
else clause, if one is present). Thus, the code within a then clause has an execution 
count that is 0.51 times the execution count outside the i f  statement. 
Given no other information, 50% is the best estimate for the probability of each possi- 
ble value of a binary condition. The choice of 51% for the true branch probability 
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approximates the 50% estimate, but slightly favors the then clause so that the system 
will be consistent in selecting a target machine when one machine is fister for the 
then code and another is faster for the else code. 
The body of any looping construct is assumed to be executed 100.0 times, thus, within 
the loop the execution count is 100.0 times that of code outside the loop. Note that 
the conditional test in some loops is executed one more time than the bcdy code; in 
such a case. the condition test code's execution count is multiplied by 101.0 instead of 
100.0. 
The value 100.0 may seem rather arbitrary, but it actually reflects a very simple obser- 
vation. If we assume that a loop body is executed too many times, we don't favor the 
straight-line code as much as we should, and the program will execute slower ... but 
not much slower. On the other hand, if we assume that the loop is execu~ted too few 
times, the code in the loop runs slower than it should. and the error is multiplied by 
the number of times the loop actually executes. Thus, it makes sense to err on the 
high side; 100.0 is a number that is high enough to strongly favor code im loops, but 
not entirely ignore code outside loops. 
Thus, a program is reduced into a table giving estimated expected execution counts for each of 
the diffe~xnt operations. 
Wren the program is to be run, the user specifies the number of PEs desired. Given that, 
the expected execution counts, and the execution model and machine database, the fastest target 
(or set of'disuibuted targets) is selected by: 
Target Selection Algorithm 
1. Pick the best single machine target. For each target that has a specified maximum 
execution width 2 the number of PEs requested or that uses the pipe or shared file exe- 
cution model: 
1.1 Temporarily adjust the load average by adding the product of the number of PEs 
requested and the load increment. 
1.2 Compute the sum, over all operations, of the product of the operation1 time (from 
the database) and expected execution count (for the given program). Multiply 
this result by the adjusted load average. 
1.3 If the resulting time estimate is less than the best so far, make this target the new 
best target. 
2. Pick the best set of distributed targets For i=l to the number of PEs requested: 
2.1 Set the time of bestPE to infinity. 
2.2 For each target that has a width of 0 and uses the UDP Socket execution model: 
2.2.1 Temporarily adjust the load average by adding the load increment, since 
we aE about to add one PE process to this target. 
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2.2.2 Compute the sum, over all operations, of the product of the operation time 
(from the database) and expected execution count (for the given program). 
Multiply this result by the adjusted load average. 
2.2.3 If the resulting time estimate is less than bestPE, make this target the new 
bestPE. 
2.3 Record that this target was selected as the ih bestPE and make the adjustment to 
the load average from step 2.2.1 permanent. 
3. Since the time for the program is the maximum time for any PE, if the time for last 
value of bestPE > the value of best, then best is the target and we are done. 
4. The sequence of distributed targets selected for bestPE are selccted. However, rather 
than representing this as a list that says where each PE's target is, we convert this into 
a list of targets that specifies which PEs are assigned to each target. 
43. Controlling Program Execution 
Having selected a target, or set of distributed targets, the final step is to actually cause the 
program to execute there. This is done by: 
1. When the user "compiles" a MIMDC program, it is not actually compiled, but is 
analyzed and packaged into a "master shell script." This shell script contains the 
expected execution counts, as well as the full source of the MIMDC program. 
2. The user views the master shell script as an ordinary executable object file, and hence 
runs it by simply typing its filename with at least one command line argument - the 
desired number of PEs. 
3. In execution, the first thing done by this master shell script is to apply the above algo- 
rithm to select the fastest target(s). Once target(s) are selected, the program will run 
to completion on those target(s); running processes are never migrated. 
4. Finally, for each of the selected target(s), the master shell script uses r s h  to send and 
execute a second shell script that contains both the MIMDC program and the sequence 
of commands needed to compile and execute it for all the PEs assigned to that target. 
Hence, there is no need to keep track of paths to user object files, or to use NFS 
mounting across machines. The method used in AHS has the ovehead of sending and 
recompiling the source program every time the program is run, but the MIMDC com- 
pilers run very fast, and compile time is nearly always small compared to the runtime 
of typical supercomputing applications. 
Notice that, unlike PVM, there are no daemon processes running on the target(s) when the system 
is not running user code - in fact, there are no daemons running even when user programs are 
using the target(s). The process overhead is just the initial shell script that the user executed and 
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5. Conclusions 
This paper has taken a very practical approach to the problem of automatically making 
efficient use of heterogeneous supercomputing. Rather than making a heroic effont to achieve 
near pealk speeds on a particular machine, our system attempts to invisibly seek out arid use what- 
ever haniwm will make the user's program execute fastest. 
Toward this goal, it is necessary that the programming model, and language, be defined to 
facilitate automatic porting of programs to a wide range of targets. For each potential type of tar- 
get, then must be an execution model that can support the programming model. Fknally, there 
must be a procedure by which the p r f o p p c e  of a -ram on ea tential tari; can be 
predicted, and a method by which the syst& can automatically select lr-' fastest target and cause 
the proglrarn to be executed there. Each of these aspects is covered both as an abstract problem 
and as a summary of how these issues have been managed by a prototype system. 
The prototype system, AHS, accepts a control-parallel dialect of C called MIMDC. It can 
automatically select the execution model and machine(s) with the fastest expected execution time 
for any given program, and invisibly causes the program to execute using that target. Execution 
models :,uppont a massively-parallel supercomputer, individual uniprocessor or multiprocessor 
UNIX machines, and even groups of networked UMX systems running as a distributed computer. 
Little belnchmarking of the system has been done, but the execution models for the SIMD MasPar 
MP-1 (a; a MIMD) and for groups of W l X  systems are surprisingly efficient. 
As presented, AHS is functional, but not complete. It is intended to be the basis for a more 
sophisticated system. That system will analyze and schedule individual functions within a pro- 
gram an1 will support additional programming models and languages. When AHS is mature 
enough, we intend to distribute it as a full public domain software release. 
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